Hole electrical transport in a p-doped nanochannel defined between two L-shape etched trenches made on a silicon-on-insulator substrate is investigated using a TCAD-Medici simulator. We study the impact of the etched trenches' geometry and dielectric filling materials on the current-voltage characteristics of the device. Carrier accumulation on frontiers defined by the trenches causes a modulation of the hole density inside the conduction channel as the bias voltage varies and this gives rise to a diode-like characteristic. For a 1.2 μm-long channel, plots of the electric field distribution show that a nonlinear transport regime is reached at a moderate reverse and forward bias of ±2 V. Plots of the carrier velocity along the conduction channel show that holes remain hot for a few hundreds of nm outside the nanometre-wide channel, at a bias of ±10 V. Filling the etched trenches with a high-κ dielectric material gives rise to a lower threshold voltage, V th . A similar decrease of V th is also achieved by reducing the longitudinal and/or the transverse trench width. Our simulation results provide useful design guidelines for future integrated self-switching-diode-based circuits.
Introduction
Lateral-field-effect devices were originally proposed by Ploog et al [1] in the late 1980s. Starting from twodimensional electron gas (2-DEG) in modulation doped AlGaAs/GaAs heterostructures, they insulated a 600 nm-wide one-dimensional (1D) channel laterally from adjacent 2-DEG by 700 nm-wide mesa trenches. The conductivity in the quasione-dimensional channel can be tuned via the in-plane lateral field effect of the adjacent 2-DEG gates where the air gaps formed by the etched trenches serve as dielectric [2] . These devices provided a rectifying behaviour at room temperature without the use of any bipolar junction and are fabricated with a simple single-step lithographic process. More then ten years later, thanks to the progress of the lithographic techniques, Song et al [3, 4] improved these III-V nanodevices by giving them a characteristic L-shape and considerably reduced their sizes. They called them self-switching diodes (SSDs) and suggested that the rectifying behaviour is not related to ballistic transport such as is present in the case of previous III-V nanodevices [5] but is based exclusively on surface charges and electrostatic effects.Åberg et al [6, 7] have successfully obtained similar I-V characteristics using silicon-on-insulator (SOI) SSDs and tried to model them as a depletion type MOSFET. It is advantageous to fabricate such devices on SOI substrates since the conduction channel can be defined using a high quality crystalline Si layer. In a previous 0957-4484/11/435203+05$33.00
work [8] , we have fabricated such SOI-based SSDs using a focused ion beam (FIB) to directly pattern and etch the two trenches that define the lateral dimension of the nanochannel in one technological step. A diode-like current-voltage (I -V ) characteristic has been measured and qualitatively reproduced using finite element based simulations (TCAD-Medici). We have also proposed a power law JFET-like expression to model these characteristics [8] . Figures of merit of the SSDs are, however, limited by a too high reverse leakage current. This current might result from carrier hopping and tunnelling between localized states associated with defects present at the surface of the etched trenches. It is difficult to model this transport mechanism but its contribution to the reverse current is certainly correlated with the strength of the electric field in the nanochannel and should depend on the density of surface states. A better understanding of the device physics and key parameters that allow improvement of the nonlinear I -V characteristic of the SSDs is still required.
In this paper, hole electrical transport in SOI selfswitching diodes has been investigated using a TCADMedici simulator. We present simulation results showing the distribution of electric field, hole density and hole velocity inside the device structure. We show that the geometry of the device is such that a nonlinear transport regime has to be considered in the simulation. We study also the impact of trench geometry and dielectric material that fills these trenches on the electrical quantities that govern the currentvoltage characteristic of the device. Our work challenges the validity of using FET models to simulate the SSDs electrical characteristics. Finally, our simulation results provide useful information for guiding the design and the fabrication of future integrated SSDs-based circuits. Figure 1 shows a scanning electron microscopy (SEM) image of the fabricated device. The SSD is made on a p-type SOI substrate. The thicknesses of the top silicon layer and the buried oxide (BOX) are 205 nm and 400 nm, respectively. The dark areas seen in the SEM image correspond to trenches etched down to the buried oxide layer using a FIB as previously described in [8] . The fabrication process allows us to obtain a narrow channel confined between the L-shape etched trenches in the wafer x y-plane and by the buried oxide in the z-direction (see the inset in figure 1 ). The channel of the SSD is 230 nm wide and 1200 nm long. The widths of the etched trenches (T T and T L ) are 200 nm. The trenches reach the device boundary forcing the current I to flow through the narrow channel. More details about the fabrication process are reported in [8] .
Experiments and simulation details
The simulation results are obtained using Taurus Medici from Synopsys, a commercially available finite element semiconductor simulation program [9, 10] . Taurus Medici is a powerful 2D device simulator commonly used to simulate the current-voltage characteristics of various semiconductor devices. The software solves the carrier energy balance equation self-consistently with the Poisson equation. Mobility dependences on impurity concentration, lattice temperature, carrier concentration and carrier energy can be taken into account. The first step for each simulation consists in drawing the different regions of the device with their known electrical characteristics (metal/semiconductor/insulator, doping level, etc). The different electrical properties (charge density, electric field, potential, etc) are obtained at each point of a calculation mesh specially adapted to the particular geometry of the device. The simulation program allows optimizing the mesh after an initial simulation: enhanced precision is obtained by increasing the number of points in regions where the electrical quantities vary rapidly in the x-y plane. Finally, notice that we have used a nonlinear expression for the hole mobility [11] [12] [13] in the channel of our SSD device since the electric field gets around 10 kV cm −1 , which is the onset of hot carrier effects in silicon [14] , for only 1 V bias on a 1 μm long channel.
Results

I -V characteristic and nonlinear transport regime
The room-temperature I -V characteristic of the SSD, shown in figure 2, is performed using a Keithley 2400 sourcemeter. A diode-like behaviour is observed with a forward conducting threshold voltage, V th , of about 0 V. The forward to reverse current ratio is about 40 at ±2 V. This current asymmetry results from electrostatic effects related to the accumulation of charges on the frontiers defined by the etched trenches. In our previous study, we reproduced qualitatively this nonlinear I -V characteristic using a constant surface charge density (Q ss ); a value that does not depend on bias voltage and position along the channel [15] . The solid line corresponds to the simulated I -V curve using a Q ss value of 3.16 × 10 11 cm −2 and an added series resistance R s of 1.5 M , which is related to feed line impedance. The main discrepancy between the simulated and measured I -V characteristic observed in reserve biases may result from a leakage current that flows along the etched trenches of the channel. A better fit can effectively be obtained using a leakage current modelled through the introduction after simulation of a resistance R p in parallel with the SSD. This resistance will not be considered for the following theoretical 
11 cm −2 , R s = 1.5 M and R p = 275 M . The dashed line corresponds to the simulated curve obtained using the same parameters except for the added parallel resistance, R p . The inset represents the electrical equivalent circuit with , the electrical symbol proposed by the authors to represent the SSD.
simulations since its value highly depends on the fabrication process and device geometry. However, we do expect reducing the leakage current by changing the width of the insulating trenches or by filling these trenches with a high-κ dielectric material. This experimental study is still under progress and the simulation results presented in the following section will only consider the impact of SSD's parameters on its ideal I -V characteristic because R p is considered as a filling parameter that has a trivial effect on our analysis. For the purpose of this paper, we use as threshold criterion that V th = V Bias = 2R s I SSD , i.e. the current starts to be R s limited (see the inset in figure 2 ). We have yet to define a threshold criterion intrinsic to the SSD.
A better understanding of the key parameters that impact the SSD I -V characteristics and eventually guide the design of SSD-based circuits is obtained through a mapping of the hole density, hole velocity and electric field inside the device structure. The simulation parameters are the same as used in figure 2 except for the insulator filling the trenches which is now SiO 2 , a commonly used dielectric material in silicon technology and for Q ss = 1 × 10 12 cm −2 which is chosen such as to close the channel at V Bias = 0 V. The current passing through the SSD depends on the hole density and velocity in the nanochannel. Figure 3(a) illustrates the variation of the hole velocity and density at the middle of the nanochannel (y = 0.6 μm) as a function of the applied voltage. The edge of the transversal trenches is considered as the origin of the y-axis along the nanochannel (see figure 1) . Both curves are asymmetric, due to the asymmetry in the device's geometry. The velocity increases nonlinearly with the applied forward bias and tends to saturate above 10 V. For bias voltages smaller than V th (which is about 8.5 V) the nanochannel is considered close with a hole density below 10 10 cm −3 . The hole density increases by six orders of magnitude above V th . Therefore, the SSD's diode-like characteristic is mainly attributed to the biasdependent hole density in the nanochannel [16] .
In order to show the influence of the device geometry on the hole transport in the nanochannel, we have plotted in figures 3(b)-(d) the spatial distributions of the electrical field, hole density and velocity along the conduction channel, for chosen bias voltages. Limits of the channel are marked by two dotted lines. These three distributions show that hole transport properties are quite different along the nanochannel. The distribution of the electric field ( figure 3(b) ) is asymmetrical and shows two peaks mainly concentrated at the entrance and at the exit of the conduction channel. In forward bias, the electric field increases in the nanochannel and peaks at 1.2 μm (the exact position of the channel end). In reverse bias, the electric field peaks at 0 μm (the exact position of the channel entrance) and moves significantly outside the nanochannel, leading to a wider depletion region at high bias voltages as we can see in figure 3(c) where the hole density distribution is plotted and the intrinsic value n i and acceptor concentration N a are indicated as thin solid lines. The simulated curve shows that the conduction nanochannel is completely depleted at V < V th leading to a very small current. Under forward bias, the hole density increases in the conduction channel and reaches the N a value at +20 V. The hole velocity distribution plotted in figure 3(d) is similar to the electrical field distribution. The onset of nonlinear transport (indicated as a horizontal solid line) occurs at a velocity value of 3 × 10 6 cm s −1 [17] . At high bias voltages (negative or positive) the holes behave as hot carriers even in regions situated far away from the terminals of the nanochannel. For a forward or a reverse bias as low as ±2 V, the hot holes need to go about 200 nm away from the exits of the nanochannel to relax their energy. This distance over which holes relax their energy has to be taken into account in the design of SSD-based circuits.
Impact of the dielectric constant ε R in the trenches
We have studied the impact of filling the trenches with various dielectric materials on the electrical behaviour of the SSD. It is quite feasible in a silicon technology process to experimentally fill the trenches with materials having a higher dielectric constant by means of, for instance, thermal oxidation of silicon or atomic layer deposition (ALD) of silicon dioxide (SiO 2 ), chemical vapour deposition (CVD) of silicon nitride (Si 3 N 4 ) or hafnium oxide (HfO 2 ) and so on. The simulated I -V characteristics obtained for different dielectric materials are plotted in figure 4 . Changing the dielectric constant seems to have no sensitive effect on the device reverse current in the range of studied biases for which the channel is fully depleted. Also, the forward maximum current reaches the same value (R s limited) once the channel is completely opened. The only noticeable effect of the dielectric constant is its influence on the threshold voltage (V th ), which increases linearly with 1/ε R (see the inset of figure 4) as expected for metal-insulatorsemiconductor devices (MISFETs) [17] . On the contrary, in SSDs, rising the potential further does not change the channel conductance, which is a significant difference with the operation of MISFETs. In the latter, the channel carrier density would continue to increase with gate bias [17] . Another significant difference is the origin of the linear dependence of the saturation current with the forward bias. In the case of the SSDs, this dependence comes from the finite resistance of the open channel whereas in MISFETs, it comes from velocity saturation in short channel devices. In SSDs, velocity saturation merely reduces the open channel resistance. These results lead us to believe that we cannot accurately model the electrical behaviour of the SSDs with a MISFET-like expression as proposed by [6] .
Impact of the trenches width
We have studied the impact of the etched trenches' geometry on the electrical behaviour of the self-switching diode. The L-shaped trenches are constituted by two parts having a distinguishable effect on the SSD operation (see T L and T T in figure 1 ). The trenches defining the channel, parallel to the current flow and referred to as longitudinal, of width T L , are responsible for the self-switching effect based mainly on the coupling to the nanochannel of the transverse electric field generated by the applied bias [18] . The other trenches defining the channel, perpendicular to the current flow and referred to as transversal, of width T T , separate the cathode from the anode and force the current I to flow only through the nanochannel [3] . The increase of T T leads to the reduction of the parasitic capacitive coupling between the cathode and the anode in the AC regime [18] but is not expected to impact on DC behaviour. A range of longitudinal trench widths going from 100 up to 500 nm and of transversal trench widths going from 100 up to 800 nm has been considered. Figure 5 Whereas the scaling of V th as a function of T L /ε R like the gateto-channel capacitance of MIS [17] was to be expected [18] , the effect of T T changes on V th was not. At this point, we assume that the increase of V th with the increase of T T is mainly due to its impact on the effective gating length L along the nanochannel (see figure 1) . In fact when T T increases while L is kept constant, L decreases and by doing so reduces the effect of the 'gate' to electrostatically control the opening of the nanochannel.
Conclusions
We have studied the electrical transport in SSDs based on SOI technology using the TCAD-Medici simulator. An adequate fit to experimental data can be obtained when a leakage current (in parallel to the SSD) is considered. Our work presents the drastic spatial dependence of hole velocity and density in the devices. In both forward and reverse biases, the transport is done through hot holes. Furthermore, for large reverse bias, these hot holes travel significantly out of the nanochannel (∼500 nm at −20 V) and the depletion zone is pushed outside the nanochannel. This behaviour is strongly dependent on the surface charge Q ss which we are currently investigating. We present the impact of trench dielectric filling, the longitudinal (T L ) and the transversal (T T ) widths of the trenches on the threshold voltage (V th ) and thus on the selfswitching effect of the devices. Indeed, our work confirms the expected T L /ε R dependence of V th on the longitudinal gate-to-channel capacitance. The unexpected impact of T T on V th is also quantified and related to the effective gated length of the nanochannel. We have also shown that the SSDs seems to behave as short channel MISFETs but we believe that we cannot model the SSDs' electrical characteristics with FET-like expressions because the physical phenomena which lead to these characteristics are quite different in both devices. Since these self-switching devices can be used as basic components of many types of electronic nanodevices and circuits, this work provides important considerations for their design, optimization and integration.
